Time-constrained and probabilistic verification approaches gain a great importance in system behavior validation including avionic, transport risk assessment, automotive systems and industrial process controllers. They enable the evaluation of system behavior according to the design requirements and ensure their correctness before any implementation. Due to the difficulty of analyzing, modeling and verifying these large scale systems, we introduce a novel verification framework based on PRISM probabilistic model checker that takes the SysML activity diagram as input and produce their equivalent timed probabilistic automata that is/are expressed in PRISM language. To check the functional correctness of the system under test, the properties are expressed in PCTL temporal logic. To prove the soundness of our mapping approach, we capture the underlying semantics of both the SysML activity diagrams and their generated PRISM code. We found that the timed probabilistic equivalence relation between both semantics preserve the satisfaction of the system requirements. We present digital camera as case study to illustrate the applicability of the proposed approach and to demonstrate its efficiency by analyzing a performability properties.
Introduction
Constraints on software development in terms of functionality, performance, reliability and time to market are becoming more stringent. Therefore, development reveals several challenges. Indeed, if in one side the applications are becoming increasingly complex, in the other side the market pressure for rapid development of these systems makes the task of their designs a challenge. One major challenge in software development process is to advance errors detection at early stages of life cycles. Researchers at the National Institute of Standards and Technology (NIST) attest: about 50 percent of software development budgets go to testing, yet flaws in software still cost the U.S. economy $59.5 billion annually (US Dept of Commerce, 2010) . It has been shown in Fig. 1 (Rajlich, 2014) that the cost of system repairing during the maintenance in software development life cycle is approximately 67%. Therefore, accelerate the verification and maintenance process at preliminary design is extremely beneficial as compared to fixing them at the testing phase.
Recently, formal verification methods have become essential tools for developing safety-critical systems, where its behavioral correctness is a main concern. These methods require a mathematical expertise for specifying what the system ought to do and verifying it with respect to the requirements. There are mainly two ways for doing formal verification: Theorem proving and model checking.
Theorem proving needs to be operated by people with skills (Experts) in order to solve the problem. In addition, this approach need a precise description of the problem written in logical form and the user needs to think carefully about the problem with deeper understanding in order to produce an appropriate formulation. However, there is significant implementations of this approach such as HOL (Pientka, 2007) , Coq (Bertot & Castéran, 2004) .
Model checking is popular formal verification approach in software and hardware industry. For instance, SLAM (Ball, Bounimova, Kumar, & Levin, 2010) which is a Microsoft research project uses a model checking to verify device drivers are conform to their API specification. According to Clarke (2008) , model checking is automatic and usually very fast. The user does not need to construct http://dx.doi.org/10.1016/j.eswa.2015.05.049 0957-4174/Ó 2015 Elsevier Ltd. All rights reserved. a correctness proof. If the specification is not satisfied, the model checker will produce a counterexample execution trace that shows why the specification does not hold. In addition, temporal Logics can easily express many of the properties that are needed for reasoning. This verification method focuses on either qualitative or quantitative properties (Baier & Katoen, 2008) . The qualitative properties assert that certain event will happen surely or not. The quantitative properties are based on the probability or expectation of a certain event (e.g. the probability of the system failure in the next t time units is 0.85). Probabilistic model checking is an effective technique to verify probabilistically the satisfiability of a given property. In our paper we use PRISM language for probabilistic model checker (Kwiatkowska, Norman, & Parker, 2011) where the properties can be expressed in Probabilistic Computation Tree Logic (PCTL) or in Continuous-stochastic logic (CSL) . Note that the properties prescribe what the system should do, and what it should not do, whereas the model description addresses how the system behaves.
In System Engineering, SysML (system modeling language) is a standard language (OMG, 2012) used for specification, analysis, design and verification of a broad range of complex systems (e.g. Hardware, software, information work flow). SysML reuses a subset of UML2 artifacts (Unified Modeling Language) (OMG, 2007) and provides additional extensions to specify requirements such as probability. Behavioral specification is achieved in SysML using three diagrams: state machine, communication and activity diagram. Activity diagram is particularly described in our paper.
This paper proposes a probabilistic verification of SysML activity diagram that are guarded with time constraints. The proposed framework is depicted in Fig. 2 , it takes SysML activity diagrams (OMG, 2012) as inputs to produce the probability of the PCTL property. The kernel of the framework is based on transforming the activity diagram to its equivalent Probabilistic-Timed Automata (PTA) expressed in PRISM language. We extract the adequate semantics model related to SysML activity diagrams. Then, we present the underlying semantics related to the produced PRISM model. Furthermore, we show that the relation between both semantics preserves the satisfiability of PCTL properties.
The remainder of this paper is structured as follows: Section 2 discusses related work. The preliminaries needed for our work are presented in the next section. Section 4 describes and formalizes the SysML activity diagrams. The semantics PRISM model checker is presented in Section 5. Section 6 provides a mapping algorithm of SysML activity diagrams into PRISM code and its soundness is proved in Section 7. Section 8 illustrates the application of our framework on a case study. Section 9 draws conclusions and lays out future work.
Related works
In this section, we depict the recent works related to the verification of behavioral models then we compare them with our proposed approach. Andrade, Maciel, Callou, and Nogueira (2009) and Carneiro, Maciel, Callou, Tavares, and Nogueira (2008) use SysML language and MARTE UML profile (Modeling and Analysis of Real-Time and Embedded systems) to specify ERTSs (Embedded Real-time Systems) constraints such as execution time and energy (Mallet & de Simone, 2008) . They map only the states and the transitions into ETPN (Time Petri Net with Energy constraints). The approach is restricted on a sub set of artifacts with control flow (data flow is missed). Doligalski and Adamski (2013) propose a verification and simulation of UML state machine. For this purpose, two mapping mechanisms are defined. The first consists on mapping the original model to Petri Network (PN) for verification according to the requirements. When the requirements are satisfied, the second mapping occurs to generate VHDL or Verilog description for simulation. The data on each transition is considered as a trigger for a new state. The formalization is restricted on Petri Networks. Huang, Sun, Li, and Zhang (2013) propose a verification of SysML State Machine Diagram by extending the model with MARTE (Mallet & de Simone, 2008) to express the execution time. The tool has as input the sate machine diagram and as output Timed Automata (TA) expressed in UPPAAL syntax (Behrmann, David, & Larsen, 2004) . UPPAAL uses CTL (Computational Tree Logic) properties to check if the model is satisfied with liveness and safety properties.
Cafe, Hardebolle, Jacquet, and Boulanger (2013) develop a framework that maps the SysML diagrams describing the heterogeneous system (hardware and software) to SystemC language. The inputs are a set of SysML diagrams such as block diagram, Fig. 1 . Traditional software design life cycle (Rajlich, 2014 (Carlson, Hkansson, & Pettersson, 2006) and extracts a different tasks in XML format using SaveToTimes tool. The results of the mapping is encoded in UPPAAL syntax. Using CTL properties, the model can be checked (e.g. Minimum execution time) to schedule the tasks (i.e. Components) of general assembly. Jarraya, Soeanu, Debbabi, and Hassaine (2007) propose a probabilistic verification of SysML activity diagram where the execution time of actions are represented as constraints (i.e. A note artifact in SysML activity diagram). The diagram is translated to its corresponding Discrete-Time Markov Chain (DTMC) and use PRISM model-checker for performance evaluation using PCTL. The approach is restricted on a sub set of SysML activity diagram constructs with control flow (data flow is missed). Ouchani, Mohamed, and Debbabi (2014b) propose a verification framework of SysML activity diagram. The authors address a sub set of SysML activity diagram artifacts with control flow. The different artifacts have been formalized and a verification algorithm has been proposed for mapping these artifacts to PRISM language. The transformation result is a probabilistic automata to be checked by PRISM. The mapping approach is sound but the approach is limited to only the control flow artifacts without including object and time.
Debbabi, Hassane, Jarraya, Soeanu, and Alawneh (2010b) translate SysML activity diagrams into the input language of the probabilistic model-checker PRISM. The authors present the algorithm implementing the translation of SysML activity diagrams into Markov Decision Process (MDP) supported by PRISM model-checker. The mapping approach is limited to only the control flow artifacts without including object and time. Ouchani, Jarraya, and Mohamed (2011) presents an approach based on probabilistic adversarial interactions between potential attackers and the system design models. These interactions result in a global model as composed SysML activity diagrams that support more additional artifacts than (Ouchani et al., 2014b) such as data objects. The result diagram is translated into PRISM language and a set of security and functional properties are verified against the composed model. George and Samuel (2012) propose a syntax verification of UML activity diagram to ensure the correctness of a design that may be causing incorrect results or/and incorrect workflow. The algorithm is used to analyze a sub set of activity diagram constructs such as action nodes, decision nodes, fork nodes, join nodes, edges, branches, initial state, final states and guard conditions. The main purpose of the algorithm is prevent the errors at design phase by decomposing activity diagram in its basic elements and verify its individually such as components interconnection or identical guard condition at decision node. Kaliappan, Koenig, and Kaliappan (2008) propose a verification approach for system workflow especially in communication protocol. The approach takes as input three UML diagrams: state machine diagram, activity diagram and sequence diagram. State machine diagram or activity diagram is converted into PROMELA code as a protocol model and its properties are derived from the sequence diagram as Linear Temporal Logic (LTL).
Lasnier, Zalila, Pautet, and Hugues (2009) develop a framework for automatic generation of embedded real time applications in C/C++/ADA. The input is AADL language (Architecture Analysis and design Language) (Feiler, 2010) with typed software components (e.g. threads, data) and hardware components (e.g. processor, bus, memory). In addition, The design model is enriched with time execution properties (e.g. computation time, priority, deadline and scheduling algorithms) (Singhoff, Legrand, Nana, & Marcé, 2004) . For timing estimation and optimization, a scheduling tool is used based on software components timing constraints. After time optimization, the framework generates C/C++/ADA code that can be simulated.
Knorreck, Apvrille, and de Saqui-Sannes (2011) develop a framework for timing constraints verification for customized profile applied for real time system specification incorporating a combined UML and SysML diagrams. Each block diagram and its state machine is converted to corresponding automata in UPPAAL syntax. The properties are derived from parametric diagram as Computational Tree Logic (CTL). Liu et al. (2013) propose a verification tool called UML State Machine Model Checking (USMMC). The tool verify UML state machine and processes verification using Linear Temporal Logic (LTL) properties. However, the mapping from UML state machine to USMMC input language is not given. Grobelna, Grobelny, and Adamski (2014) present an approach to verify the correctness of UML activity diagrams for logic controller specification especially for embedded systems design. The authors formalize the activity diagram using rule-based logic model (Grobelna, 2013) . The result model is mapped to NuSMV (Cimatti, Clarke, Giunchiglia, & Roveri, 1999) in order to verify system model against behavioral properties expressed in Linear Temporal Logic (LTL) formulas to detects some errors. When system is error free, the transformation of logical model into synthesizable model in VHDL language.
Hoque, Mohamed, Savaria, and Thibeault (2014) introduce a methodology based on probabilistic model checking to analyze the dependability and performability properties of safety-critical systems especially in aerospace applications. Starting from a high-level description of a model, a Continuous-Time Markov Chains (CTMC) is constructed from the Control Data Flow Graph (CDFG) with different sets of available components and their possible failures, fault recovery and repairs in the radiation environment. The methodology is based on PRISM model checker tool to model and evaluate dependability, performability and area trade-offs between available design options using PCTL. Noll (2015) presents the methodology that uses in COMPASS tool. The methodology targets aerospace systems and allows satisfactory for most safety-critical systems for aerospace on-board systems. The specification is based on the Architecture Analysis & Design Language (AADL). The analyses are mapped onto discrete, symbolic and probabilistic model checkers, but all of them are completely hidden away from the user by appropriate model-transformations. To model possible failures, the AADL model is enriched with behavioral error annex as state chart; when error occur, an error state is triggered. The toolset builds upon NuSMV (Cimatti et al., 1999) , MRMC (Katoen, Zapreev, Hahn, Hermanns, & Jansen, 2011) . Specifications are written in Probabilistic Computation Tree Logic (PCTL) and Continuous Stochastic Logic (CSL). Abdulkhaleq and Wagner (2014) propose a method for safety analysis at the system level based on System-Theoretic Process Analysis approach (STPA). The process step for software development starts from specification level based on components interactions and identify the Unsafe Control Actions which are formalized into temporal logic. Symbolic Model Verifier (SMV) which was developed by McMillan (1992) is used to check the safety requirements. The limitation of the method is that the Component-based specification is not clearly described. Marinescu et al. (2015) provide a framework for simulation and verification of EAST-ADL (Qureshi, Chen, Lönn, & Törngren, 2011) . EAST-ADL is an architectural description language for automotive electronic systems. The specification level is a component-based architecture where behavior can be a set of xml-files and compiled C-code or a Simulink model. The simulation is done by automatic transformation from the architectural model to a Simulink model. The verification is done by automatic transformation from the architectural model to a network of timed automata analysed by UPPAAL. Jacobs and Simpson (2015) present a compositional approach to refinement and specification in the context of SysML. They consider the behavior of SysML blocks as a set of composed behavior of state machine and activity diagrams. The specification is mapped to a process-algebraic CSP where assertions about requirements can be proved or refuted (Jacobs & Simpson, 2013) . The idea behind is to prove that the refinement is preserved and the automated analysis is computationally feasible. Rodriguez, Fredlund, Herranz, and Marino (2014) present a tool for UML state machine diagram verification called UMerL. The tool is an interpreter of UML state machines implemented in Erlang (Fredlund & Svensson, 2007) that executes a system modelled as a collection of UML state machines. UMerL provides two functionalities: the system can be executed for simulation or verified. Using Linear Temporal Logic (LTL) the verification scenario can be checked and it provides a counterexample when an LTL property is violated. Yan, Zhu, Yan, and Li (2014) use real-time model checking tool UPPAAL to find the possible best throughput and response time of MARTE models, and the best solution in the worst cases for both of them. The approach is based on adding the MARTE profile with its annotations (e.g. time processing) on UML diagrams such as a use case diagram, a deployment diagram and a set of activity diagrams. The result of mapping these three diagrams is a network of timed automata. Using Computation Tree Logic (CTL) formula, the properties on throughput and response time are formulated to check whether the network of timed automata satisfies the formulae. The mapping rules concerns a sub set of activity diagrams and did not include a call behavior or sub activities.
Comparison
As a summary, in Table 1 we compare our framework to the existing works by taking consideration five criteria: SysML language, time constraints, data workflow, formalization, soundness and automation. The SysML criteria shows if an approach covers the probabilistic systems. The time constraint criteria shows if the approach includes the time specification at the design level. The data workflow criteria indicates if data objects exist at specification level. The formalization criteria confirms if the approach presents a semantics and formalizes the studied diagrams. The soundness feature shows if the soundness of the studied approach is proved. The automation criteria checks if the presented approach provides a tool. From the comparison, we observe that only few works formalize the behavioral diagrams, include data workflow and time constraint at specification level. Our works has for objective to support: data workflow, time constraints, and formalize the SysML activity diagram. In addition, we implement the tool that allows the automatic verification.
Preliminaries

SysML activity diagram
SysML activity diagram is a graph-based diagram where activity nodes are connected by activity edges. The activity diagrams is a primary representation for modeling flow based behavior in OMG (2012). Fig. 3 shows the set of interesting artifacts used for verification in our framework. The artifacts consist of activity nodes, activity edges, activity control and constraints. Activity nodes have three type: Activity invocation, objects and control nodes. Activity invocation includes action, call behavior, send/receive signals (objects). activity control includes: flow initial, flow final, activity final, fork, merge and join node. Activity edge includes: control flow and object flow. Object flow can connect the output pin of one action to the input pin of next action to enable the passage of tokens. Control flow provides additional constraints on when and in which order the action within an activity will be executed. A control token on an incoming control flow enables the execution of an action and offers a control token on outgoing control flow when action completes its execution. Control nodes such as join, fork, merge, decision, initial and final are used to control the routing of control token over edges and specify the sequence of actions (concurrency, synchronization). In addition, the constraints can be used as SysML notes stereotyped with ''Local Post Condition'' and ''Local Pre Condition''. Next, we define the rules for actions to begin and end execution during the activity workflow and we show the expression manner of time in activity diagram.
Actions execution
The following rules (Friedenthal, Moore, & Steiner, 2008 ) describe the requirements for actions to begin and end execution during the activity workflow:
(a) The action owned by the activity must be executed. (b) The action is executed if the number of tokens at each required input pins is equal or greater than its lower multiplicity bound. (c) The action is executed if a token is available in each of the action's incoming control flow. (d) Once these perquisites are met, the action will start executing and tokens at its input pins are available for consumption. (2007) and Debbabi, Hassane, Jarraya, Soeanu, and Alawneh (2010a) provide a manner to add the time constraints to actions with specialized form of constraint that can be used to specify the time duration of an action's execution. The constraint is shown using standard constraint notation: a note attached to the action which is constrained (see Fig.2 ). However, annotation of time constraints on top of SysML activity diagrams is not clearly defined in the standard (OMG, 2012) .
According to OMG SysML (OMG, 2012) the actions can be triggered using wait time action artifact (Time Event). Wait time action artifact becomes enabled when control token arrives on its incoming control flow and the precedent action has finished. If the time event specified by execution time elapses then it completes immediately and offer token to its outgoing control flow, else waits for that time event to occur. If the Time event has not an incoming edge then it becomes enabled as soon as the activity begins executing.
MARTE is a new UML profile standardized by the OMG (Mallet & de Simone, 2008) aims to replace the UML profile SPT (Profile for Schedulability, Performance and Time) MARTE was defined to make quantitative predictions regarding real-time and embedded features of systems taking into account both hardware and software characteristics. The core concepts are design and analysis parts. The design parts are used to model real time embedded systems. On the other hand, the analysis parts provide facilities to support the resources analysis such as execution time, energy and memory usage. In our paper, we use execution time for quantitative verification. Fig. 4 illustrates how the probability value is specified on the outgoing edges of the decision nodes testing their corresponding guards. In addition, the time is specified using MARTE profile with the stereotype hhresourceUsageii.
The action TurnOn requires exactly 2 units of time to terminate; Action AutoFocus terminates within the interval]1,2[, The action TakePicture' execution time is negligible. To model probabilistic systems, the probabilities are assigned to edges emanating from decision nodes where the assigned values should sum up to 1. For instance, the decision node testing the guard memFull has the following semantic interpretation: the probability is equal to 0.2 that the outcome of the decision node will be (memFull = true) and the corresponding edge traversed.
Probabilistic model checking
Model checking is a formal verification technique that given a finite-state model of a system and a formal property, systematically checks whether this property holds for that model. If not a counter example is generated. Probabilistic model checking is based on the analysis of systems that exhibit a probabilistic behavior. The model checked can be expressed as Discrete-Time Markov Chains (DTMC), Continuous-Time Markov chains (CTMC), Probabilistic Automata (PA) based on Markov Decision Process (MDP) or recently as Probabilistic Timed Automata (PTA) to describe a probabilistic model under time constraints. In this paper, we focus on Probabilistic Timed Automata (PTA).
Probabilistic Timed Automata (PTA) (Norman, Parker, & Sproston, 2013) are modeling formalism for systems that exhibit probabilistic, non-deterministic and real-time characteristic. Verification of PTAs permits analysis of a wide range of quantitative properties such as reliability and performance, e.g: -The minimum probability to take a picture within 2 s; -The minimum probability to take a picture within 2 s when flash is on.
PTAs can also be augmented with additional quantitative informations in the form of costs or rewards, e.g: -The minimum expected time for completion of all tasks; -The minimum expected energy to take a picture when flash is on.
This paper provides a formal definition of PTAs to specify and verify properties such as those listed above. Probabilistic Timed Automata (PTA) is a Probabilistic Automata equipped with a finite set of real-valued clock variables called clocks. Conditions on the values of the clocks are used as enabling conditions (i.e., guards) of actions: only if the condition is fulfilled the action is enabled and capable of being taken; otherwise, the action is disabled. Conditions which depend on clock values are called clock constraints which is used to limit the amount of time that may be spent in a location. The following definition prescribes how constraints over clocks are to be defined.
Definition 1 (Clock Constraint). A clock constraint over set X of clocks is formed according to the grammar g ::¼ x < c j x 6 c j x > c j x P c j g^g where c 2 N and x 2 X. Let CC(X) denotes the set of clock constraints over X.
A Probabilistic Timed Automata (PTA) is an Probabilistic Automata with clocks variable. The clocks are used to formulate the real-time assumptions on system behavior. An edge in a PTA is labeled with a guard (when is it allowed to take an edge?), an action (what is performed when taking the edge?), and a set of clocks (which clocks are to be reset?). A state is equipped with an invariant that constrains the amount of time that may be spent in that location. The formal definition is: Definition 2. Probabilistic Timed Automata (PTA). PTA is a tuple M ¼ hs; S; X; Act; Inv; Prob; Li, where:
s is an initial state, such that s 2 S, S is a finite set of states, X is a set of clocks, Act is a set of actions, Inv : S ! CCðXÞ is an invariant condition, imposes restrictions on the allowable values of clock variable, Prob : S Â Act ! Distð2
x Â SÞ is a probabilistic transition function assigning for each s 2 S and a 2 Act a probabilistic distribution l 2 Distð2
x Â SÞ.
AP is a labeling function mapping for each state a set of atomic propositions. A location in PTA is a pair ðs; #Þ 2 R P0 such that for a set X of clocks, # is a clock valuation with # : X ! R P0 , assigning to each clock x 2 X its current value #ðxÞ. In any location ðs; #Þ, either a certain amount of time t s 2 R P0 elapses, or an action a 2 Act is performed. If time elapses, the choice of t s requires that the invariant Inv remains continuously satisfied while time passes i.e. #ðt s Þ InvðsÞ. The resulting location after this transition is ðs; # þ t s Þ. In the case where an action is performed, an action a can only be chosen if it is enabled i.e. when clock constraint g holds, #ðt s Þ g. Once an enabled action a is chosen, a set of clocks will be reset to zero and a successor location are selected at random, according to the distribution l ðs;#þtsÞ 2 Probðs; aÞ.
There are two possible ways in which a PTA can proceed by taking a transition in the PTA (action transition) or by letting time progress while remains in a state (delay transition):
Action transition: ðs; #Þ ! a ðs 0 ; # 0 Þ if the following conditions hold: A reward structure are defined at the level of PTA equivalently referred to as costs or prices using a pair r = (r S , r Act ), where r S : S ! R P0 is a function assigning to each state the rate at which rewards are accumulated as time passes in that location and r Act : The PRISM tool supports three PTA model checking techniques: Digital Clocks (Kwiatkowska, Norman, Parker, & Sproston, 2004 ) and abstraction refinement using stochastic games (Kwiatkowska, Norman, & Parker, 2009) where stochastic games supports the reward operator and the Digital clocks supports the probabilistic operator. The structure of our temporal logic is expressed by the following BNF grammar:
Property specification for PTAs
The syntax of our logic is given by the following grammar:
u ::¼ true j ap ju^u j:u j P fflp ½w j R r fflq ½q,
Where ''ap'' is an atomic proposition, P is a probabilistic operator and R is a reward. Operator P fflp ½w means that the probability of path formula w being true always satisfies the bound ffl p, p 2 [0, 1]. R r fflq ½q means that the expected value of reward function q on reward structure r meets the bound ffl q, q 2 Q. ''ffl'' 2 <; 6; >; P. ''^'' represents the conjunction operator and '':'' is the negation operator. Two paths formulas are included bound until u1 [ u2 and time-bound until u1[ 6k u2. Bound until means that a state satisfying u2 is eventually reached and that, at every time-instant prior to that, u1 is satisfied. The time-bounded variant has the same meaning, where the occurrence of u2 occur within time k. The reward operator I ¼k refers to the reward of the current state at time instant k, C 6k refers to the total reward accumulated up until time point k, and F u to the total reward accumulated until a state satisfying u is reached, e.g:
what is the expected reward accumulated before the system successfully terminates? -Pmin ¼ ? [true [
6100 Complete]: the minimum probability of the system eventually completing its execution successfully after 100 time units?
Let P is PTA and [[P]] = (S; s; T, Act, lab, Step P ) its semantics where S is a set of states, s is the initial state, T is a set of clocks, lab is a labeling function and Step P : S Â ActÀ!Distð2
x Â SÞ is a probabilistic transition function and let r denotes the reward structure over [[P] ] corresponding to the reward structure over P. The satisfaction relation of a PCTL formula (Norman et al., 2013 where j 0 ¼ 0; j k ¼ max i j dur p ðiÞ < k f gfor k > 0 and, when it exists, ðj / ; t / Þ is the minimum position under the ordering 0 such that pðj / Þ þ t / /.
SysML activity diagram formalization
In this section, we formalize SysML activity diagram with extended artifacts by providing an adequate calculus.
SysML activity diagrams syntax
Based on textual specification of SysML (OMG, 2012) we formalize the SysML activity diagram by developing its Calculus: Timing Activity Calculus (TAC). In Table 2 , each SysML artifact is represented and described formally by its related TAC term. The TAC terms in Fig. 5 extends NuAC defined by Debbabi et al. (2010a) and enhanced by Ouchani et al. (2014b) adding the time and data. In this calculus we distinguish between two syntactic concepts: Marked and Unmarked terms. A marked terms are activity diagrams with tokens. The unmarked terms corresponds to the static structure of the activity diagram. A marked term denotes the configuration of diagram in the workflow process.
To support tokens we augment the ''over bar'' operator with integer value n such that the N n denotes the term N marked with n tokens with the convention that N 1 ¼ N and N 0 ¼ N . Multiple tokens can be observed when the loop encompass a fork in its body. Furthermore, we use a prefix label l: for each node to uniquely reference it in the case of a backward flow connection. Particularly, labels are useful for connecting multiple incoming flows towards merge and join nodes. Let L be a collection of labels ranged over by l; l 0 ; l 1 ,. . .and N be any node (except initial) in the activity diagram. We write l : N to denote a l-labeled activity node N . It is important to note that nodes with multiple incoming edges (e.g. join and merge) are visited as many times as they have incoming edges. Thus, as a syntactic convention we use only a label (i.e. l) to express a TAC term if its related node is encountered already. We denote by D (A; g; N ; N ) and D (A; p; g; N ; N ) to express a non-probabilistic and a probabilistic decisions, respectively. For the workflow observation on SysML activity diagrams, we use structural operational semantics (Milner, 1999 & Norman et al., Norman, Palamidessi, Parker, & Wu, 2007 to formally describe how the computation steps of TAC atomic terms take place. We define Act as the set of actions labeling the transitions (i.e. the alphabet of TAC, to be distinguished from action nodes in activity diagrams). An element a is the label of the executing action node or x(y) inputs an object name on x and stores it in y. An element t is the time for action transition and p be probability values such that p 20; 1½ . The general form of a transition is A ! t;a p A 0 . The probability value specifies the likelihood of a given transition to occur and it is denoted by PðA; t; a; A 0 Þ. The case of p = 1 presents a non-probabilistic transition and it is denoted simply by A ! t;a A 0 .
For simplicity, we denote by A[N ] to specify N as a sub-term of A and by jAj to denote a term A without tokens. For the call behavior case of a " N , we denote A[a " N ] by A" a N . In the sequel, we describe the operational semantic rules of the TAC calculus in Table 3 . The semantics of SysML activity diagrams expressed using A is the result of the defined inference rules. The semantics can be described in terms of PTA as stipulated by Definition 4. s is an initial state, such that LðsÞ
S is a finite set of states reachable from s, such that,
X is a set of clocks, Act is a set of actions including three types: label of the executing action node, x(y) inputs an object name on x and stores it in y, Inv : S ! CCðXÞ is an invariant condition (i.e. constraints over clocks X), Prob : S Â Act ! Distð2 x Â SÞ is a probabilistic transition function assigning for each s 2 S and a 2 Act a probabilistic distribution l where: 
½½L is a labeling function where: ½½L ¼ true; false f g .
PRISM formalization
In this section, our formalization focus on Probabilistic Timed Automata (PTA) that extends the standard probabilistic automata (PA) considered as appropriate semantic model for SysML activity diagram (Ouchani, Mohamed, & Debbabi, 2013 ). The PRISM model checker supports the PTA with ability to model real-time behavior by adding real-valued clocks (i.e. clocks variable) which increases with time and can be reset (i.e. updated).
A Timed Probabilistic System (TPS) that represents a PRISM program (P) is composed of a set of ''m'' modules ðm > 0Þ. The state of each module is defined by the evaluation of its local variables V L . The global state of the system is defined as the union of the evaluation of local and global variables: V ¼ V L [ V G . The behavior of each module is described as a set of statements in the form of:
Where act is an (optional) action labeling the command, the guard is a predicate consists of boolean, integer and clock variables and propositional logic operators, p is a probability. The update u is a set of evaluated variables expressed as conjunction of Table 3 Operational semantic rules of the TAC calculus.
INT-1 l : iN ! ''act'' is an action label. ''guard'' is a predicate over V.
The set of commands are associated with modules that are parts of a system and it definition is given in Definition 6. Definition 6. A PRISM module is tuple M ¼ hV l ; I l ; Inv; Ci, where:
V l is a set of local variable associated with a module, Inv is a time constraint of the form v l ffl d= ffl2 6; P f g and d 2 N, I l is the initial value of V l . C ¼ c i ; 0 < i 6 k f g is a set of commands that define the module behavior.
To describe the composition between different modules, PRISM use CSP communication sequential process operators (Hoare, 1985) such as Synchronization, Interleaving, Parallel Interface, Hiding and Renaming. Definition 7 provides a formal definition of PRISM system. Definition 7. A PRISM system is tuple P ¼ hV; I; exp; M; CSPexpi, where:
V li is the union of a set local and global variables. I g is initial values of global variables. exp is a set of global logic operators. M is a set of modules composing a System. CSPexp is CSP algebraic expression.
PRISM syntax
The syntax of PRISM PTA is defined by the BNF grammar presented in Fig. 6 . To clarify the syntax we define the following:
is a range of values such that min; max 2 N and min < max, p 20; 1½ is a probability value, eval is an evaluation expression that can be composed of the following operators:þ; À; Ã; =; <; <¼; >; >¼; !; j; ¼>; g?a : b, val 2 R [ true; false f gis a value given by the function eval, v is a string describing a variable ðv 2 VÞ and initðvÞ is its initial value, name is a string describing the module name. For the module i; name is denoted by M i , Invariant impose restrictions on the allowable values of clock variable, CSPexp is a CSP expression composed of the following operators jj; jj j; j½a; b; . . .j; = a; b; . . . f g , and a b; c d; . . . f g .
PRISM semantics
The Probabilistic Timed Automata of a PRISM program P is based on the atomic semantics of a command c denoted by [[c] ]. The latter is a set of transitions defined as follows:
½½c ¼ ðs; a; lÞjs g f gwhere l is a distribution over S such that lðs; # þ v t Þ ¼ j0 6 p i 6 1; v 2 V; s 0 ðvÞ ¼ evalðVÞj f g . Table 4 PRISM-PTA operational semantic rules. Definition 1 stipulates the formal definition of PRISM Probabilistic Timed Automata denoted by M P . The states of M P take the form V1; . . . ; Vn; eval h i . The stepwise behavior of M P is described by the operational semantic rules provided in Table 4 .
Definition 8. (PRISM-PTA).
A Probabilistic Timed Automata of PRISM program p is the tuple M p ¼ hs i ; S; X; Act; Inv; Prob; Li, where: s i is an initial state, such that Lðs i Þ ¼ ½½initðV i Þ, S is a finite set of states reachable from s i , such that, S ¼ s i:06i6n jLðs i Þ 2 AP f g f g , X is a set of PRISM clocks variables, Act is a finite set of actions, Inv: imposes restrictions on the allowable values of clock variable, Prob : S Â Act ! Distð2
x Â SÞ is a probabilistic transition function assigning for each s 2 S and a 2 Act a probabilistic distribution l where: For each s 2 S, v 2 V is a PRISM variable, a 2 Act and v t 2 V is a clock variable such that sðv; v t Þ ! a l ðv;#þvt Þ , # þ v t InvðvÞ and sðv; v t Þ g.
AP is a labeling function that assigns for each state a set of valuated propositions.
The verification approach
This section describes the transformation of SysML activity diagrams A into a PTA written in PRISM input language. Algorithm 1 Listing 1. Generating PRISM Commands Function-Part1.
illustrates the transformation algorithm T that takes A as input and returns its PRISM code by PrismCode. The diagram A is visited using a depth-first search procedure (DFS) and the algorithms output produces PRISM synchronized modules. First, the initial node is pushed into the stack of nodes denoted by Nodes (line 7). While the stack is not empty (line 8-29), the algorithm pops a node from the stack into the current node denoted by cNode (line 9). The current node is added into the list vNode of visited nodes (line 12) if it is not already visited (line 10). PrismCode is constructed by calling the function C and /.
The first has four arguments which are the current node, its successors, the minimum duration and action type (line 22). The second has two arguments which are the current node and the maximum duration to impose the maximal clocks supported by the state (line 18). The explored successors are pushed into the stack nodes (line 25-27). The algorithm terminates when all nodes are visited.
The function C presented in Listing 1 and Listing 2 produces the appropriate PRISM command for each TAC term. The action label of a command is the label of its related term n. The guard of this command depends on how the term is activated and minimal clock valuation. The flag related to the term is its label l that is initialized to false except for the initial node it is true which conforms to the premise of the TAC rule INIT-1. The updates of the command deactivate the propositions of the term, activate that ones related to its successors, reset the clock variable of its successors and assign an object values to its successors inputs pins. For a term n 2 A, we define three useful functions are: LðnÞ; SðA i Þ, and EðA i Þ that return the label of a term n, the initial and the final terms of the diagram A i , respectively. For example, the call behavior action l : a " A i ( The region behavior calls the sub actions within the region in the iterative manner Listing 2 (line 3). After each execution an object is produced, the number of execution has the size of the collection in the output. Due to the unsupported collection type in PRISM we use the simple object type integer, double. Thanks for prism renaming ability, we can rename the sub module name end its variables to produce multiple objects. At the end of Region execution, multiple parallel commands are synchronized and objects are assigned Listing 2 (line 7). The region is interrupted Listing 2 (Line 10), including accept event actions in the region, when a token traverses an interrupting edge. At this point the interrupting token has left the region and is not terminated Listing 2 (Line 38). The / function Listing 2 (line 49-54) associate with each action the maximum integer number supported by the clock variable (i.e. clock invariant). The generated PRISM fragment of each diagram A i is bounded by two PRISM primitives: the module head ModuleA i , and the module termination endmodule.
The transformation soundness
Our aim is to prove the soundness of the transformation algorithm C by showing that the proposed algorithm preserves the satisfiability of PCTL properties. Let A be a TAC term and M A is its corresponding PTA constructed by the TAC operational semantics denoted by S such that SðAÞ ¼ M A . For the program P resulting after transformation rules, Let M p its corresponding PTA constructed by PRISM operational semantics denoted S 0 such that S 0 ðPÞ ¼ M p . As illustrated in Fig. 7 , proving the soundness of C algorithm is to find the adequate relation R between M A and M P . To define the relation M A RM P , we have to establish a step by step correspondence between M A and M P . First, we introduce the notion of the timed probabilistic bisimulation relation (Ben-Menachem, 2010; Segala, 1995) in Definitions 9 and 10. This relation is based on the probabilistic equivalence relation R defined in Definition 8 where d/R denotes the quotient space of d with respect to R and R is the lifting of R to a probabilistic space. For our proof, we stipulate herein the mapping relation R denoted by M A RM P between a TAC term A and its corresponding PRISM term P.
Definition 11 (Mapping relation). The relation M A RM P between a TAC term A and a PRISM term P such that CðAÞ ¼ P is a timed probabilistic bisimulation relation. 3. L(s 1 ) = l : 
In addition, the unique initial state of M A is always corresponding to the unique initial state in M P . By studying all TAC terms, we find that M A $ M P , which confirms that Lemma 1 holds.
In the following, we show that the mapping relation preserves the satisfiability of PCTL properties. This means, if a PCTL property is satisfied in the resulting model by a mapped function C then it is satisfied by the original one.
Proposition 1 (PCTL preservation). For two PTAs M A and M P such that CðAÞ ¼ P where M A $ M P . For a PCTL property /, then:
Proof. The preservation of PCTL properties is proved by induction on the PCTL structure and its semantics. Since M A $ M P and by relying to the semantics of each PCTL operator f 2 U; U 6k ; I ¼k ; C 6k ; F;P fflp ; R fflq n o , we find that ðM A fÞ () ðM P fÞ which means: ðM A /Þ () ðM P /Þ. h
Implementation and experimental results
In this section, we apply our verification framework on Digital camera case study (Debbabi et al., 2010a) . The related SysML activity diagrams are modeled on Topcased2 then mapped into Prism code via our Java implementation. Listing 3 shows a simplified code for the Digital Camera module. In the purpose of providing experimental results demonstrating the efficiency and the validity of our approach, we verify four system functional requirements. They are expressed in PCTL as follows:
1. The maximum probability value that the TakePicture action should not be activated if either the memory is full memFull = true or the AutoFocus action is still ongoing. T is a constant value referring to the time bound
2. The maximum probability to complete all tasks after turning on the camera. T is a constant value referring to the time bound
Listing 3. Digital camera PRISM code fragment.
3. The minimum expected time that the TurnOff action should be activated after turning on the camera.
The verification results of the above two properties are done using an i7 CPU 2.67 GHz with 8.0 GB of RAM and shown in Fig. 8 .
For different values of time T, Fig. 8(a) shows that the verification result for Property 1 converges to 0.6 after 4 time units. Fig. 8(b) shows that the verification result for Property 2 converges to 0.916 after 6 time units. For the third property, the minimum reward or minimum expected time that the TurnOff action should be activated after turning on the camera is equal to 3.448 time units. Now, we want to verify the abstraction effects over SysML activity diagram described above Fig. 4 to cope with state explosion problem when we check the property Pmax ¼ ?½F 6T TakePicture ð 4Þ For this purpose we apply the algorithm and rules defined by Ouchani, Mohamed, and Debbabi (2014a) . This abstraction approach depends on the activity diagram and the PCTL properties as input and produces an abstracted model. However, the abstraction rules do not focus on time constraints. To take the advantages of the algorithm we hide the state (Activity Action) that does not appear in PCTL property proposition set such as: Flash, TurnOff, FinalFlow and Fork2 except those are constrained. The result is shown in Fig. 9 and Table 5 presents its different verification results in function of time interval T. To evaluate the verification cost, we measure the time required for verifying a given property, denoted by Tv and time required to construct the model denoted by Tc. The results are depicted in Fig. 10 . The number of states and transitions for the concrete model are 9364 states and 23,653 transitions, respectively and 4580 states, 12,221 transitions for the abstracted model. As conclusion, we notice that the abstraction rules preserves the results while verification and construction time are optimized.
Conclusion
In this paper, we presented a formal verification approach of systems modeled by using SysML activity diagram. The objective is to alleviate errors and failures that can emerge in system design-flow in order to reduce the cost of maintenance and repairing as soon as possible from the implementation. The proposed approach use SysML activity diagram with time annotations using MARTE profile to evaluate the system behavior at different periods of time. Compared to Grobelna et al. (2014) , which use NuSMV (Cimatti et al., 1999) for state reachability in activity diagram, our approach leverages probabilistic and timed modeling, allowing the assessment of properties expressed in probabilistic temporal logic. With respect to Ouchani et al. (2014b) which use a probabilistic model to check the SysML activity diagram with difficulty to predict the system behavior due to the static description, we employ a probabilistic and timed model capturing system governed by time constraints. Moreover, in contrast to Marinescu et al. (2015) , which use C programs as component behavior but only components (without extracting C behavior) are mapped to UPPAAL that result in difficulties to evaluate accurately the system (the core behavior is hidden), our approach make decisions at specification level using SysML activity diagram.
The research contribution of this work consists on capturing the activity diagram with time features as Probabilistic Timed Automata supported by PRISM language. We proposed a calculus dedicated to SysML activity diagrams that captures precisely the underlying semantics. In addition, we formalized PRISM language and showing its semantics. Moreover, we proved the soundness of our proposed approach by defining the relation between the semantics of the mapped diagrams and the resulting PRISM models. By this relation, we proved the preservation of the satisfiability of PCTL properties. We have shown the effectiveness of our approach in realistic case study: digital Camera where time and probability are evaluated. In addition, we evaluated the time construction and time checking when the size of diagram is reduced according to PCTL properties.
The practical advantages of the proposed approach in the context of predicting the behavior of systems, consists on providing key decision for errors minimization and product cost reducing via probabilistic model checking. The limitations of the proposed approach relate to the problem of state explosion, we explain in our work how to reduce the number of state by removing just the negligible states that are not time-constrained.
The presented work can be extended in the following four directions. First, we want to reduce the size of the model generated after mapping the SysML activity diagrams into PRISM code that affects memory and time especially for the timed states. Second, we intend to extend our approach to support more constraints that affect the entire system behavior such as energy. Third, we want to study the problem of partitioning using model checking in case of HW/SW CoDesign starting from the component based specification. Finally, we intend to translate the system modeled using Component based specification with activity diagram as behavior model to specific language such as VHDL/C/C++/NesC.
